

CMOS Delay-5 (H.5) Inverter Chain

20161202

Copyright (c) 2015 - 2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

References



Some Figures from the following sites

[1] <http://pages.hmc.edu/harris/cmosvlsi/4e/index.html>
Weste & Harris Book Site


[2] en.wikipedia.org

[3] http://www.ee.ic.ac.uk/pcheung/teaching/ee4_asic/notes/Topic%20

Driving Large Capacitive Loads



$$t \propto R C_L$$



how to minimize $t \propto R C_L$

Transconductance $\beta \rightarrow R$

β : Device Transconductance Parameter

k : Process Transconductance Parameter

μ : Electron / Hole Mobility

$$\text{PMOS} \quad \beta_p = k_p \left(\frac{W}{L}\right)_p \quad k_p = \mu_p C_{ox} \quad C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$\text{nMOS} \quad \beta_n = k_n \left(\frac{W}{L}\right)_n \quad k_n = \mu_n C_{ox} \quad C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$\text{PMOS} \quad \beta_p = \boxed{\mu_p C_{ox}} \left(\frac{W}{L}\right)_p = \boxed{k_p} \left(\frac{W}{L}\right)_p$$

$$\text{nMOS} \quad \beta_n = \boxed{\mu_n C_{ox}} \left(\frac{W}{L}\right)_n = \boxed{k_n} \left(\frac{W}{L}\right)_n$$

Saturation Current

$$I_{d_p} = \frac{\beta_p}{2} (V_{GSp} - |V_{Tp}|)^2 \quad V_{Tp} < 0$$

$$I_{d_n} = \frac{\beta_n}{2} (V_{GSn} - V_{Tn})^2 \quad V_{Tn} > 0$$

Transconductance Ratio

$$\frac{\beta_n}{\beta_p} = \frac{k_n \left(\frac{W}{L}\right)_n}{k_p \left(\frac{W}{L}\right)_p}$$

$$\beta \propto \frac{1}{k} \quad \beta \propto \left(\frac{W}{L}\right) \quad \beta \propto k.$$

$$\left. \begin{array}{l} \text{a unit nMOS} \\ \text{a unit pMOS} \end{array} \right\} \quad \frac{\left(\frac{W}{L}\right)_n}{\left(\frac{W}{L}\right)_p} = 1$$

$$\frac{\beta_n}{\beta_p} = \frac{k_n \left(\frac{W}{L}\right)_n}{k_p \left(\frac{W}{L}\right)_p} = \frac{k_n}{k_p} = r = 2 \sim 3$$

$$\boxed{\frac{k_n}{k_p} = 2 \sim 3} \quad \text{different mobility}$$

physical property


R during transient switching

$$\frac{\beta_n}{\beta_p} = \frac{k_n \left(\frac{W}{L}\right)_n}{k_p \left(\frac{W}{L}\right)_p}$$

$$\frac{k'_n}{k'_p} = \frac{\mu_n}{\mu_p} = r = 2 \sim 3$$


fall time t_f

$$R_n = \frac{1}{\beta_n (V_{DD} - V_{Tn})}$$





rise time t_r


$$R_p = \frac{1}{\beta_p (V_{DD} - V_{Tp})}$$



Input Capacitance



a unit pMOS
with minimum size
min w & min L



a unit nMOS
· with minimum size
· min w & min L

$$\begin{aligned} C_{in} &= C_{Gn} + C_{Gp} \\ &= C_{ox} (A_{Gn} + A_{Gp}) \\ &= C_{ox} (LW_n + LW_p) \end{aligned}$$

A_G : gate area



the channel length L assumed

$$\begin{aligned} C_{in} &= C_{ox} L (W_n + W_p) \\ &= C_{ox} L (W_n + rW_n) \\ &= C_{ox} L W_n (1 + r) \\ &= C_{Gn} (1 + r) \end{aligned}$$

Output Capacitance

$$C_{out} = C_{pan} + C_L$$


↑ drain parasitic cap.



$$C_{out} = C_{pan} + C_L$$

Parasitic Capacitance

Time Constants

$$\begin{cases} V_{out}(t) = V_{DD} (1 - e^{-t/\tau}) & t_f \\ V_{out}(t) = V_{DD} e^{-t/\tau} & t_r \end{cases}$$


$$\tau = RC_{out} = R(C_{par} + C_L)$$

Generic Switching Delay

$$t_s = t_0 + \alpha C_L \Rightarrow t_s = t_r = t_f$$

↑
When $C_L = 0$ zero load


non zero C_{par}

Parasitic Capacitance

Generic Switching Delay, α slope

Generic Switching Delay

$$t_s = t_0 + \alpha C_L$$






t_0 : zero load delay

α : slope

$$t \approx RC$$

$\alpha \propto \frac{1}{\beta(V_{DD} - V_T)}$

C_L



reference case



$$C_{L1} = C_{in}$$

Generic Switching Delay of ①

$$t_{s1} = t_0 + \alpha C_{L1}$$

$$= t_0 + \alpha C_{in}$$

When $C_L \gg C_{in}$




to minimize t_s (generic switching delay)

$\alpha \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow$ bigger size

speed v.s. area tradeoff

$$t_s = t_0 + \alpha C_L$$

$$t \approx RC$$



to minimize t_s

$$\alpha \downarrow \Rightarrow R \downarrow \Rightarrow \beta \uparrow \Rightarrow \text{bigger size}$$

Speed v.s. Area tradeoff

Scaling Factor S

$$t_s = t_0 + \overset{R}{\underbrace{\frac{\alpha}{S}}}_{\text{}} \overset{C}{\underbrace{C_L}}_{\text{}}$$

$$\beta' = S\beta$$

$$R' = \frac{R}{S}$$

$$\alpha' = \frac{\alpha}{S^2}$$

Compensation Factor $\left(\frac{1}{S}\right)$

enables an inverter to drive larger values of (C_L)


If $C_L = S C_{in}$ (increased by the scaling factor S)

then the switching time is the same

Bigger Inverter

to minimize t_s (generic switching delay)



$$t_s = t_0 + \alpha C_L \Rightarrow t_0 + \left(\frac{\alpha}{S} \right) C_L$$





Scaling Factor S

$$\begin{aligned} W_n' &= S W_n \\ C_{in}' &= S C_{in} \end{aligned}$$


cause problem to the driver.




$$\begin{aligned} \beta' &= S \beta \\ R' &= \frac{R}{S} \\ \alpha' &= \frac{\alpha}{S} \end{aligned}$$



it is natural to assume the first driving gate must be comparable to the reference gate




think G.P. (Geometric Progression)
in size factors



* Arithmetic Progression \gg Geometric Progression
 Σ path delay \downarrow min delay.
When all equal path delay

Case I: Ignore Parasitic Capacitance



$$C_{par,j} \ll C_{j+1}$$


$$\tau_j = R_j C_{j+1}$$

Using $d_i = g_i h_i$

$$(p_i = 0)$$

Delay Minimization in an inverter cascade

* increasing size



$$\beta_1 < \beta_2 < \beta_3 < \dots < \beta_{N-1} < \beta_N$$

$$\beta_2 = S \beta_1$$

$$\beta_3 = S \beta_2 = S^2 \beta_1$$

$$\beta_4 = S \beta_3 = S^3 \beta_1$$

Geometric progress


$$\beta_j = S \beta_{j-1} = S^{j-1} \beta_1$$

$$\beta_j = S^{j-1} \beta_1$$

$$C_j = S^{j-1} C_1$$
$$R_j = \frac{R_1}{S^{j-1}}$$

common ratio = $S \rightarrow e$ for min delay

S : size factor



N -stage inverter chain

$$\tau_j = R_j C_{j+1}$$

$$\tau_d = \tau_1 + \tau_2 + \dots + \tau_N$$

$$= R_1 C_2 + R_2 C_3 + \dots + R_N C_L \quad (C_{N+1} = C_L)$$

$$= (R_1) (S C_1) + \left(\frac{R_1}{S} \right) (S^2 C_1) + \left(\frac{R_1}{S^2} \right) (S^3 C_1) + \dots + \left(\frac{R_1}{S^{N-1}} \right) (S^N C_1)$$

$$= S R_1 C_1 + S R_1 C_1 + S R_1 C_1 + \dots + S R_1 C_1$$

$$= N S R_1 C_1$$

$$\tau_r = R_1 C_1$$

$$S \tau_r = S R_1 C_1$$

$$= N S \tau_r$$

Equalize the signal delay through each stage

$$C_L = S^N C_1$$

$$S^N = \frac{C_L}{C_1}$$

$$\ln(S^N) = N \ln(S) = \ln\left(\frac{C_L}{C_1}\right)$$

$$N = \frac{\ln\left(\frac{C_L}{C_1}\right)}{\ln(S)}$$

of stages

$$\tau_d = N S \tau_r = \tau_r \ln\left(\frac{C_L}{C_1}\right) \left(\frac{S}{\ln S}\right)$$

$$\tau_r = R_1 C_1$$

for the min delay

$$\frac{\partial \tau_d}{\partial S} = 0 \Rightarrow \frac{\partial}{\partial S} \left[\frac{S}{\ln(S)} \right] = 0$$

$$\ln(S) = 1 \Leftrightarrow \left(\frac{\ln(S) - S \cdot \frac{1}{S}}{(\ln(S))^2} = 0 \right)$$

τ_d minimum when size factor $S = e$

$$N = \frac{\ln\left(\frac{C_L}{C_1}\right)}{\ln(s)}$$

of stages



$$s = e$$

$$N = \ln\left(\frac{C_L}{C_1}\right)$$

of stages which give the min. τ_d

$$\tau_d = N s \tau_r = \tau_r \ln\left(\frac{C_L}{C_1}\right) \left(\frac{s}{\ln s}\right)$$

$$\tau_r = R_1 C_1$$






$$s = e$$

$$\tau_d = N e \tau_r = \tau_r \ln\left(\frac{C_L}{C_1}\right) e$$

$$\tau_r = R_1 C_1$$

min. delay




$$H = \frac{C_L}{C_1}$$

$$N = \ln\left(\frac{C_L}{C_1}\right)$$

$$\tau_d = N \tau_r = \ln\left(\frac{C_L}{C_1}\right) \tau_r$$

* parasitic capacitance ignored

Ignoring C_{pm}




$$N = \ln\left(\frac{C_2}{C_1}\right) = \ln(64) = 4.15 \Rightarrow N=4$$

$$Z_d = \ln\left(\frac{C_2}{C_1}\right) S Z_r = S \ln(64) Z_r \quad (Z_r = R_1 C_1)$$

$$S = \left(\frac{C_2}{C_1}\right)^{\frac{1}{N}} = 64^{\frac{1}{4}} = 2.8$$

$$= 64^{\frac{1}{4.15}} \Rightarrow e = 2.718$$



$$Z_d = 2.8 \ln(64) Z_r = 11.6 Z_r$$

Case II: $p \leftarrow$ Parasitic Capacitance

parasitic delay (p)

- delay due to internal parasitic capacitance

sC_p

- excluding external load cap C_L

- count only diffusion capacitance of the output

- delay without output load (zero load)

$$p = \frac{C_{p,ref}}{C_{ref}}$$


$C_{p,ref} \leftarrow C_{dp} + C_{dn}$ drain parasitic cap

$C_{ref} \leftarrow C_{in}$ of the ref inverter (Symmetric Inverter)


$$p = \frac{Z_{par}}{Z_{ref}} = \left(\frac{R_{ref} \cdot C_{p,ref}}{R_{ref} \cdot C_{ref}} \right)$$

Gain of a reference inverter
(Symmetric inverter)

$$p = \frac{1}{3} \left(\sum \text{Output scaling factors} \right)$$




$$p = \frac{3}{3} = 1$$



$$p = \frac{6}{3} = 2$$

Using $d_i = g_i h_i + p_i$



Electrical
Effort

$$h_1 = \frac{C_2}{C_1}$$

$$h_2 = \frac{C_3}{C_2}$$

Logical
Effort

$$g_1 = 1$$

(inverter)

$$g_2 = 1$$

(inverter)

Normalized
path delay

$$\begin{aligned}
 D &= \sum_i \text{individual delays} \\
 &= d_1 + d_2 \\
 &= (g_1 h_1 + p_1) + (g_2 h_2 + p_2) \\
 &= (h_1 + p_1) + (h_2 + p_2) \\
 &= \left(\frac{C_2}{C_1} + p_1 \right) + \left(\frac{C_3}{C_2} + p_2 \right)
 \end{aligned}$$

Path Electrical Effort

$$H = \frac{C_{\text{last}}}{C_{\text{first}}} = \frac{C_3}{C_1} = \left(\frac{C_2}{C_1}\right) \cdot \left(\frac{C_3}{C_2}\right) = h_1 h_2$$

$$h_2 = \frac{H}{h_1}$$


Path delay $D = (h_1 + p_1) + \left(\frac{H}{h_1} + p_2\right)$

Minimize path delay $D(h_1, h_2)$

$$\Rightarrow \frac{\partial D}{\partial h_1} = \frac{\partial}{\partial h_1} \left[(h_1 + p_1) + \left(\frac{H}{h_1} + p_2\right) \right] = 0$$

$$= 1 - \frac{H}{h_1^2} = 0$$

$$\frac{1}{h_1^2} (h_1^2 - h_1 h_2) = \frac{1}{h_1} (h_1 - h_2) = 0$$




When $\boxed{h_1 = h_2}$, $D(h_1, h_2)$ has a minimum.

minimum delay

by equalizing the delay
through each stage

$$\boxed{d_1 = d_2}$$



Path Delay $D = (h_1 + p_1) + (h_2 + p_2) + (h_3 + p_3)$

$$\frac{h_1 + h_2 + h_3}{3} \geq \sqrt[3]{h_1 h_2 h_3}$$

$$h_1 + h_2 + h_3 \geq 3 \sqrt[3]{h_1 h_2 h_3} = 3 H^{\frac{1}{3}}$$

Minimum When $h_1 = h_2 = h_3$

<p>arithmetic average \geq geometric average</p>

$N?$

By ignoring parasitic capacitance

$$N = \frac{\ln\left(\frac{C_L}{C_1}\right)}{\ln(s)}$$

of stages



$$s = e$$

$$N = \ln(H)$$

of stages which give the min. τ_d

$$D = N \sqrt[N]{H} + N$$

Path Delay

$$D = \sum_i d_i = D_F + P$$

$$= \sum_i f_i + \sum_i p_i$$

$$\forall i \quad \hat{f} = f_i = g_i h_i = F^{1/N} \quad \text{equal delay}$$

$$f_1 + f_2 + \dots + f_N = g_1 h_1 + g_2 h_2 + \dots + g_N h_N$$

$$\geq (g_1 h_1)(g_2 h_2) \dots (g_N h_N)$$

Path Effort

$$F = G B H$$

$$F = G H$$

$$G = \prod g_i$$

$$H = \frac{C_{out}}{C_{in}}$$

$$B = \prod b_i$$

$$G = \prod g_i$$


$$H = \frac{C_{out}}{C_{in}}$$

$$B = 1$$

$$D = \sum_i d_i = \sum_i f_i + \sum_i p_i$$

$$= N F^{1/N} + N$$


$$D = N \sqrt[3]{H} + N$$



$$N=1$$

$$f=64$$


$$D = (gh + p) = (1 \cdot 64 + 1) = 65$$



$$N=2$$

$$f=8 = (64)^{\frac{1}{2}}$$


$$D = (1 \cdot 8 + 1) \cdot 2 = 18$$



$$N=3$$

$$f=4 = (64)^{\frac{1}{3}}$$


$$D = (1 \cdot 4 + 1) \cdot 3 = 15$$



$$N=4$$

$$f=2.8 = (64)^{\frac{1}{4}}$$

$$D = (1 \cdot 2.8 + 1) \cdot 4 = 15.2$$



$$D = \boxed{g_1 h_1 + p_1} + \boxed{g_2 h_2 + p_2} + \dots + \boxed{g_{n_1} h_{n_1} + p_{n_1}} + \boxed{g_{n_1+1} h_{n_1+1} + p_{inv}} + \dots + \boxed{g_N h_N + p_{inv}}$$

$$D = g_1 h_1 + g_2 h_2 + \dots + g_N h_N \geq \frac{(g_1 h_1)(g_2 h_2) \dots (g_N h_N)}{(g_1 g_2 \dots g_N)(h_1 h_2 \dots h_N)} = GH = F$$

$$g_1 h_1 = g_2 h_2 = \dots = g_N h_N = F^{\frac{1}{N}} \rightarrow \text{minimum } D$$

$$D = N F^{\frac{1}{N}} + \sum_{i=1}^{n_1} p_i + (N - n_1) p_{inv}$$

$$\begin{array}{ll} p_i : & i\text{-th stage parasitic capacitance} \\ p_{inv} : & \text{inverter} \end{array} \quad \left\{ \begin{array}{l} 1 \leq i \leq n_1 \\ n_1 + 1 \leq i \leq N \end{array} \right.$$

$$D = N F^{\frac{1}{N}} + \sum_{i=1}^{n_1} p_i + (N - n_1) p_{\text{inv}}$$

Find N s.t. $\frac{\partial D}{\partial N} = 0$ for minimum delay D

$$\frac{d}{dx} (c^{ax}) = c^{ax} \ln c \cdot a, \quad c > 0$$

$$\frac{\partial D}{\partial N} = F^{\frac{1}{N}} + \left(N \left(\frac{-1}{N^2} \right) \right) (F^{\frac{1}{N}}) \ln F + p_{\text{inv}}$$

$$= F^{\frac{1}{N}} - \left(\frac{1}{N} \ln F \right) F^{\frac{1}{N}} + p_{\text{inv}}$$

$$= -(\ln F^{\frac{1}{N}}) F^{\frac{1}{N}} + F^{\frac{1}{N}} + p_{\text{inv}} = 0$$

Let $F^{\frac{1}{N}} = P$

$$\frac{\partial D}{\partial N} = p_{\text{inv}} - P \ln P + P = p_{\text{inv}} + P(1 - \ln P) = 0$$

$$F^{\frac{1}{N}} = P \quad \ln F^{\frac{1}{N}} = \ln P \quad \frac{1}{N} \ln F = \ln P$$

$$\frac{\partial D}{\partial N} = 0 \quad \longrightarrow \quad N = \frac{\ln F}{\ln P} = \log_P F$$

$$\frac{\partial D}{\partial N} = p_{inv} - p \ln p + p$$

$$= p_{inv} + p(1 - \ln p) = 0$$

assume $p_{inv} = 0 \longrightarrow p(1 - \ln p) = 0$

$$p = 0, \ln p = 1$$

$$p = e = 2.718$$

assume $p_{inv} = 1 \longrightarrow p_{inv} + p(1 - \ln p) = 0$

numerical solution

$$p = 3.59$$

$$D = N F^{\frac{1}{N}} + \sum_{i=1}^{n_1} p_i + (N - n_1) p_{inv}$$

$$F^{\frac{1}{N}} = P$$

$$\frac{\partial D}{\partial N} = p_{inv} + P(1 - \ln P) = 0$$

$$p_{inv} = 0 \longrightarrow P = e = 2.718 \longrightarrow \min D$$

$$p_{inv} = 1 \longrightarrow P = 3.59 \longrightarrow \min D$$


$$F^{\frac{1}{N}} = P \quad \ln F^{\frac{1}{N}} = \ln P \quad \frac{1}{N} \ln F = \ln P$$

$$N = \frac{\ln F}{\ln P} = \log_P F \quad \# \text{ of stages}$$

$$N = \log_P F \approx \hat{N} \text{ — integer approximation}$$

$$\hat{D}(N)$$

$$\hat{D}(\hat{N})$$



Ring Oscillators


a uniform way of measuring $t_p = \frac{t_{pr} + t_{pf}}{2}$

Ring Oscillator


odd number of inverters

connected in circular chain


Odd Number of Inverters



3 inverters



5 inverters




7 inverters


odd number of inverters

No stable operating points \rightarrow Oscillating

ring oscillator







stable
latch





Astable







ring oscillator








t_f t_r t_f t_r t_f t_r




T




t_f t_r t_f t_r t_f t_r






①











②



③





T



t_f

t_r

t_f

t_r

t_f

t_r

①

②


③

①

②

③

①



$$T = 2 \cdot t_p \cdot N$$

t_p : propagation delay

N : # of inverters in chain

$$T \gg t_f + t_r$$


- used to measure the average propagation delay of a typical inverter with minimum capacitive loading

$$t_p = \frac{T}{2 \cdot N}$$

characterise a particular design/fabrication process

- used as a simple on chip clock

N inverters (odd number)



$$g = \frac{C_{in}}{C_{ref}} = \frac{C_{ref}}{C_{ref}} = 1$$

$$h = \frac{C_{out}}{C_{in}} = \frac{C_{ref}}{C_{ref}} = 1$$

$$p = \left(\frac{C_{p,ref}}{C_{ref}} \right) = \left(\frac{\text{internal diffusion cap.}}{\text{gate cap of ref inv}} \right) = \frac{3}{3} = 1$$

$$d = gh + p = 2$$

$$d_{ass} = 2\tau$$

$$f_{req} = \frac{1}{2N d_{ass}} = \frac{1}{4N\tau}$$



