

Min Max Timing

Copyright (c) 2011-2013 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".
Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using OpenOffice and Octave.


Max Path / Min Path









Rise / Fall Times



$$\frac{\beta_n}{\beta_p} > 1 \qquad \frac{R_n}{R_p} < 1$$

$$\frac{t_f}{t_r} = \frac{2.2 \,\tau_n}{2.2 \,\tau_p} \qquad \frac{\tau_n}{\tau_p} = \frac{R_n C_{out}}{R_p C_{out}} = \frac{R_n}{R_p} < 1$$





PVT Variation


Process

Voltage

Temperature

High temperature Max delay
Low temperature min delay

FF Output Delay



contamination delay


propagation delay

flipflop clock-to-q

$$t_{c\,cq} \leq t_{delay} \leq t_{p\,cq}$$


min delay

Path Delay



contamination delay

propagation delay




combinational logic delay

$$t_{cd} \leq t_{delay} \leq t_{pd}$$

min delay

Reg-to-Reg Delay (1)



$$t_{ccq} \leq t_{FF} \leq t_{pcq}$$

min delay

Max delay

$$t_{cd} \leq t_{comb} \leq t_{pd}$$


min delay

Max delay

$$t_{ccq} + t_{cd} \le t_{delay} \le t_{pcq} + t_{pd}$$

min delay

Reg-to-Reg Delay (2)



$$t_{ccq} \leq t_{FF} \leq t_{pcq}$$

min delay

Max delay

$$t_{cd} \leq t_{comb} \leq t_{pd}$$

min delay


Max delay

$$t_{ccq} + t_{cd} \le t_{delay} \le t_{pcq} + t_{pd}$$


min delay

Setup Time / Hold Time


Setup Time OK




Setup Time Violation




Hold Time OK




Hold Time Violation




Setup Time / Hold Time






Since the delay is too small signal passes through the 2nd FF

Setup Time Violation



Hold Time Violation



Resolution Time

References

- [1] http://en.wikipedia.org/
- [2] M. M. Mano, C. R. Kime, "Logic and Computer Design Fundamentals", 4th ed.
- [3] J. Stephenson, Understanding Metastability in FPGAs. Altera Corporation white paper. July 2009.